Print your name clearly and largely: Solutions

Instructions:
Read all the problems carefully and thoroughly before you begin working. You are allowed to use 1 new sheet of notes (1 page front and back), your note sheet from the previous exam as well as a calculator. There are 100 total points in this exam. Observe the point value of each problem and allocate your time accordingly. SHOW ALL WORK AND CIRCLE YOUR FINAL ANSWER WITH THE PROPER UNITS INDICATED. Write legibly. If I can not read it, it will be considered to be a wrong answer. Do all work on the paper provided. Turn in all scratch paper, even if it did not lead to an answer. Report any and all ethics violations to the instructor. Good luck!

Sign your name on ONE of the two following cases:

I DID NOT observe any ethical violations during this exam:

I observed an ethical violation during this exam:
First 20% True /False and Multiple Choice - Select the most correct answer(s)

1.) (2-points) True /False: The current in the solar cell comes from minority carriers generated by light that are sweep across the depletion region by an electric field.

2.) (2-points) True /False: A saturated transistor behaves like a open switch.

3.) (2-points) True /False: Regardless of whether it is a pnp or npn, the majority carriers in the emitter of a forward active biased BJT are always injected into the base quasi-neutral region and diffuse toward the collector.

4.) (2-points) True /False: The Ebers-Moll model of a BJT is valid for all transistor modes including the inverse active mode we seldom use.

5.) (2-points) True /False: Common Emitter amplifiers have the input entering the base and the output leaving the collector.

6.) (2-points) True /False: (Humor break to lower tension level - I promised you I would even things out and offend republicans like I did democrats on the first exam so here is two free points)...Republicans are just as corrupt as democrats while libertarians can’t stop smoking pot long enough to know how to be corrupt.

7.) (2-points) True /False: When a transistor amplifier leaves forward active mode due to a large output signal swing, the first mode of operation it enters is either saturation or cutoff.

8.) (2-points) True /False: In forward bias, the junction capacitance is greater than the zero bias junction capacitance ($C_j > C_{j0}$).

9.) (2-points) According to the “Law of the Junction” for a forward biased p-n diode, ...
   a. ...there are fewer minority carriers at the depletion region edges than in equilibrium
   b. ...there are more minority carriers at the depletion region edges than in equilibrium
   c. ...the voltage on the diode should always be 0.7 volts
   d. ... breakdown will occur at high electron concentrations near the depletion region edges
   e. ... forget this stuff, I will go work at Walmart™.

10.) 2-points) When a diode is forward biased to near the built in voltage...
    a. ...the dominant current is drift current.
    b. ... the dominant current is diffusion current.
    c. ... the dominant capacitance is diffusion capacitance.
    d. ... the dominant capacitance is depletion capacitance.
    e. ... the energy bands are strongly sloped
    f. ... the energy bands are almost flat.
    g. None of the above.
11.) (20 points)

**Note: Neatness and clarity counts in the drawings for this problem.**
A room temperature SiGe semiconductor pnp BJT is to be operated in forward active mode. It has the following parameters:
- SiGe bandgap=1.0 eV.
- $V_{BIEB}=0.8$ volt (built in potential of the emitter base junction)
- $V_{BICB}=0.6$ volt (built in potential of the collector base junction)

(a – 5 points) Draw the equilibrium energy band diagram, labeling the built in voltages and fermi level (do not calculate the fermi level – just sketch it).
(b – 10 points) Read part C first so you can plan ahead. Sketch and label the energy band diagram of the BJT when the $V_{EB} = 0.5 \text{V}$ and $V_{CE} = 0.7 \text{V}$.

(c – 5 points) On the sketch in part b indicate with holes (open circles) and electrons (filled circles) the direction of carrier motion of the majority carrier in the emitter as it passes through the device and indicate with arrows the direction of the net current flow.
13) (20 - points) Design Problem: Design a circuit which uses only 4 diodes to create a full wave rectifier powering a resistor, $R_{\text{load}}=120$ ohms. Assume your diodes have negligible leakage current and have a 0.7V turn on voltage. Draw the schematic and sketch and label the maximum and minimum values of the voltage and current waveform across the load resistor. Assume a 24 volt peak to peak AC input voltage at 60 Hertz. (Yes you have been given enough information to solve the problem).
14). Pulling all the concepts together for a useful purpose:
(40-points total: DC solution = 12 points, conversion to small signal model = 12 points, AC solution = 12 points and 4 points for accuracy of the graph)

For the circuit below:
Q1: $V_{\text{turn-on}} = 0.7 \, \text{V}$, $\beta_{DC} = 255.9$, $V_A = 100 \, \text{V}$
D1 and D2: $I = I_D = 172.666 \, \mu\text{A}$ (i.e. $172.666 \times 10^{-6} \, \text{A}$)
Current source, $\text{IDC} = 1.0 \, \text{mA}$ DC

NOTE: There are 3 different DC power supply values, 12V, 9V, and 6,000,000V (not a typo).

$\text{Vin}_{AC} = 1 \, \text{mV amplitude (i.e. 2mV peak to peak)}$ at 1 KiloHertz

Given the above input voltage, $\text{Vin}_{AC}$, sketch and accurately label a plot the output waveforms and $\text{Vout}_{DC}$ on the graph paper provided on the next page. Assume the turn on voltages for all forward biased junctions are 0.7 V. You may assume all capacitors are very large values and are thus, AC shorts and any inductors are very large values, and thus AC opens. Additionally consider the circuit to be operated at low frequencies where you can neglect all small signal capacitances of transistors and diodes. Also, neglect all resistances that result from quasi-neutral regions. For full Credit, CLEARLY SHOW ALL WORK and be sure to check your assumptions on the mode of operation of the transistor and to clearly label the axes of your plot.

**Diode Solution First**

$V_{D1} = V_{D2} = 0$
$I_{D1} = I_{D2} = 0$

**Transistor**

$V_{ThB} = (-1 \, \text{mA}) R_3 = -6.3 \, \text{V}$
$R_{ThB} = 6.3 \, \text{K}\Omega$ ($\beta \times \text{IDC} = 0 \Rightarrow \text{open}$)
Extra work can be done here, but clearly indicate with problem you are solving.

\[ V_{THB} = -12V + I_E R_4 + 0.7 + I_B R_{THB} \]
\[-6.3V = -12V + 0.7 + I_B \left[ \frac{255.9 + 1}{5000} + 6300 \right] \]

\[ I_B = \frac{3.87 \mu A}{5} \]
\[ I_C = \beta I_B = 255.9 \times (3.87 \mu A) = 0.9912 \mu A \]
\[ I_E = (\beta + 1)I_B = 256.9 \times (3.87 \mu A) = 0.9951 \mu A \]

\[ V_B = V_{THB} - I_B R_{THB} = -6.3 - (3.87 \mu A) \times 6300 \]
\[ = -6.3V \]

\[ V_E = -12 + I_E R_4 = -12 + (0.9951 \mu A) \times 5000 \]
\[ = -7.02V \]

\[ V_C = 9V - I_C R_F = 9V - (0.9912 \mu A) \times 9000 \]
\[ = 0.0798V \]

\[ V_c > V_B > V_E \quad \text{FA Verified} \]
Extra work can be done here, but clearly indicate with problem you are solving.

\[
V_{d1} = V_{d2} = \frac{V_T}{I_{0+I_s}} = \frac{0.0259}{0 + 172.66 \text{mA}} = 150.52
\]

\[
g_m = \frac{I_c}{V_T} = \frac{0.9912 \text{mA}}{0.0259} = 0.3827\.5
\]

\[
B = \frac{h_v}{g_m} = 6686.52
\]

\[
\Rightarrow \quad V_o = \frac{V_{CE} + V_A}{I_c} = \frac{(0.0787 - (-7.02V)) + 100V}{0.9912 \text{mA}} = 108.5K
\]

\[
V_{out} = V_5 \quad \frac{r_d \parallel r_2 \parallel r_t}{R_5 + r_d \parallel r_2 \parallel R_t} \quad \Rightarrow \quad \frac{V_{out}}{V_5} = \frac{150.52 \parallel 16.66 \parallel 1668}{75 + \left( \frac{1}{75} \right)}
\]

\[
\frac{V_{out}}{V_5} = 0.494 \text{ v/v}
\]

\[
A_{v} = \frac{V_{out}+}{V_{in}+} \left( \frac{V_{out}+}{V_{in}+} \right) = \frac{0.494}{293} = -145 \text{ v/v}
\]
Plot $V_{outAC}$ and $V_{outDC}$ on the same graph.