ECE 3040 Microelectronic Circuits

Exam 3

April 22, 2011

Dr. W. Alan Doolittle

Print your name clearly and largely:  

Solutions

Instructions:
DO NOT TAKE APART ANY PAGES OF THIS EXAM AND SHOW ALL WORK ON THE PROVIDED PAGES. Read all the problems carefully and thoroughly before you begin working. You are allowed to use 1 new sheet of notes (1 page front and back), your two note sheets from the previous exams as well as a calculator. There are 100 total points in this exam. Observe the point value of each problem and allocate your time accordingly. SHOW ALL WORK AND CIRCLE YOUR FINAL ANSWER WITH THE PROPER UNITS INDICATED. Write legibly. If I cannot read it, it will be considered a wrong answer. Do all work on the paper provided. Turn in all scratch paper, even if it did not lead to an answer. Report any and all ethics violations to the instructor. Good luck!

Sign your name on ONE of the two following cases:

I DID NOT observe any ethical violations during this exam:

I observed an ethical violation during this exam:
First 24% Multiple Choice and True/False (Select the most correct answer)

1.) (3-points total) Select the bias mode of the following MOS capacitor which could be used in a MOSFET biased in Saturation.

(A)  
(B)  
(C)  

2.) (3-points) True/False: An enhancement mode MOSFET transistor has two competing electric fields – the Gate field is responsible for creating the channel while the drain’s electric field attempts to extract carriers from the channel.

3.) (3-points) True/False: The transistor to the right is biased in the linear/triode region and at low drain voltages the source-drain circuit acts like a resistor.

4.) (3-points) True/False: In the MOSFET transistor to the right, the source and drain have been inverted (converted to p-type) to allow channel current to flow.

5.) (3-points) True/False: In the MOSFET from problem 4, since the channel is pinched off there is no current and thus the MOSFET is in cutoff.

6.) (3-points) True/False: A well designed current amplifier should have a very high output resistance.

7.) (3-points) True/False: While negative feedback is generally needed for an opamp to have stable amplification, POSITIVE feedback can be used to create an oscillator.

8.) (3-points) True/False: Since in a NMOS transistor, the source “sources electrons”, the source actually sinks (accepts) current coming from the drain.
9.) (26-points) For the non-ideal opamp below, the input resistance is 1 Megohm, the output resistance is 1 K ohm and the open loop gain, \( A_o \), is 40 dB at DC and has a gain bandwidth product (defined by a single pole) of 5 Hz. When used in the circuit below (with feedback as shown), determine the closed loop input and output resistance and sketch and label the Bode plot showing the voltage gain in all flat regions and the break frequencies (gain in dB vs Log of Frequency).

\[
\begin{align*}
\text{Open loop} \\
\text{DC gain} &= 40 \text{ dB} \\
&= 100 \ \text{V}/\text{V} \\
A_o &= \frac{100}{1 + \frac{5}{2 \pi f_{BW}}} \\
&= \frac{100}{1 + 2.5} \\
&= 0.03183
\end{align*}
\]

\[
\beta = \frac{R_5}{R_5 + R_4} = \frac{1}{11} = 0.09
\]

\[
(1 + \beta A_o) = \left(1 + \frac{1}{11} \left(\frac{100}{1 + \frac{5}{2 \pi f_{BW}}}\right)\right)
\]

\[
= 1 + \left(\frac{100/11}{1 + 5/f_{BW}}\right) = 1 + 9.09(1 + 5/f_{BW})
\]

\[
R_{in\, \text{closed loop}} = 1 \text{M} \left(1 + \frac{100/11}{1 + 5/f_{BW}}\right) = 10.09 \text{M} \Omega @ DC
\]

\[
R_{out\, \text{closed loop}} = \frac{1K}{1 + \frac{100/11}{1 + 5/f_{BW}}} = 99.09 \Omega @ DC
\]

\[
A_{\text{closed loop}} = \frac{100}{1 + \frac{5}{f_{BW}}} = \frac{100}{1 + \frac{5}{f_{BW}} + 100/11}
\]

\[
\text{Note this impedance is compared to } R_5 + R_4
\]
Extra work can be done here, but clearly indicate with problem you are solving.

\[
\begin{align*}
&= \frac{100}{\frac{11}{11} + \frac{5}{\omega_B}} \\
&= \frac{100}{\frac{11}{11} \left(1 + \frac{\omega}{100 \omega_B}\right)} \\
&= \frac{1100}{1100} \left(\frac{1}{1 + \frac{5}{\omega_B \cdot 100}}\right) \\
&= 9.909 \left(\frac{1}{1 + \left(\frac{5}{(2 \pi \cdot 5 \text{ Hz}) \cdot 9.09}\right)}\right)
\end{align*}
\]

![Graph showing dB vs Frequency with open loop gain and -20dB/decade.]

Note: I did not ask for the open loop gain.
Pulling all the concepts together for a useful purpose:

10) (50-points) Given the following Clemson designed Radio Frequency amplifier circuit, (a) Identify the configuration of the stage (common ____). (b) What is the AC voltage gain, $v_{out}/v_{in}$? You may assume all capacitors have infinite capacitance and all inductors have infinite inductance. Additionally consider the circuit to be operated at low frequencies where you can neglect all small signal capacitances.

Grading will be based as such: part a=5 points, part b=18 points for DC solution (gate, source and drain voltages along with drain currents), 12 points for the conversion to the small signal model and 15 points for small signal analysis. **SHOW ALL WORK TO GET CREDIT!!!!!**

![Circuit Diagram]

Use the following parameters (note that $K$, $V_T$ and $\lambda$ vary with transistor type):

For NMOS Depletion Transistors:
$K_n'=20 \text{ uA/V}^2$, $V_T = -4.0\text{V}$, $\lambda=0.15 \text{ V}^{-1}$ Length (L)= 0.18 um Width (W)=10 um

For NMOS Enhancement Transistors:
$K_n'=30 \text{ uA/V}^2$, $V_T = +1.5\text{V}$, $\lambda=0.0 \text{ V}^{-1}$ Length (L)=0.18 um Width (W)=18 um

For PMOS Depletion Transistors:
$K_p'=40 \text{ uA/V}^2$, $V_T = +3.0\text{V}$, $\lambda=0.0 \text{ V}^{-1}$ Length (L)=0.36 um Width (W)=10 um

For PMOS Enhancement Transistors:
$K_p'=50 \text{ uA/V}^2$, $V_T = -0.75\text{V}$, $\lambda=0.1 \text{ V}^{-1}$ Length (L)=0.36 um Width (W)=5 um
Extra work can be done here, but clearly indicate with problem you are solving.

\[ V_{THB} = 15 \left( \frac{30}{30+40} \right) - 15 \left( \frac{40}{30+40} \right) = -2.1428 \, \text{V} \]

\[ R_{THB} = R_1 / R_2 = 17.14 \, \Omega \]

\[ R_{THS} = 5270 \, \Omega \]

\[ V_{THS} = -15 + R_3 (1 \, \text{mA}) \]

\[ = -9.73 \, \text{V} \]

Assume Linear:

\[ I_{OS} = \frac{kn}{2} \left( \frac{W}{L} \right) (V_{GS} - V_T)^2 \]

\[ I_{OS} = \frac{1}{2} (30e-6) (100) (V_{GS} - 1.5)^2 \]

and

\[ V_{THB} = V_{THS} + I_{OS} R_{THS} + V_{GS} \]
Extra work can be done here, but clearly indicate with problem you are solving.

\[ V_{THS} + I_{OS} R_{THS} + V_{ES} = V_{THB} \]

\[ I_{OS} = \frac{V_{THB} - V_{ES} - V_{THS}}{R_{THS}} \]

\[ = \frac{-2.1428 - (-9.73) - V_{ES}}{5.270} \]

\[ \rightarrow = \frac{7.587 - V_{ES}}{5.270} = 0.00144 - 0.00019 V_{ES} \]

' \[ I_{OS} = 0.00144 - 0.00019 V_{OS} = (1.5e^{-3}) (V_{ES}^2 - 3 V_{ES} - 2.25) \]

\[ V_{OS} = 1.5e^{-3} V_{ES}^2 - 0.00431 V_{ES} - 0.00481 \]

\[ \frac{-b \pm \sqrt{b^2 - 4ac}}{2a} \]

\[ I_{OS} = 1mA \]

\[ V_{ES} = 2.316 V \text{ or } 0.5569V < V_{TH} = 1.5V \]

\[ 15V = V_{OS} + I_{OS} R_{THS} + V_{THS} \]

\[ = V_{OS} + 1mA (5.270) - 9.73V \]

\[ V_{OS} = 19.46V \]

\[ 19.46 = V_{OS} > V_{ES} - V_T = 2.316 - 1.5 = 0.816V \]

*Assumption Verified*
Extra work can be done here, but clearly indicate with problem you are solving.

\[ \begin{align*}
G_m &= \frac{I_{DS}}{V_{GS} - V_{TH}} \\
&= \frac{1 \text{mA}}{0.816 \text{V}} \\
&= \frac{1}{0.816} = 1.225 \\
\end{align*} \]

\[ R_0 = \frac{I_{DS}}{\frac{I_{DS}}{V_{DS}} + V_{DS}} = \frac{I_{DS}}{\frac{I_{DS}}{V_{DS}} + V_{DS}} = \infty \]

\[ g_m = 0.002451 \text{ S} \]

1. \[ \frac{V_o}{V_{in}} = \frac{R_{1+R_2}}{R_2 + R_{1+R_2}} \]
2. \[ V_o = V_{SS} + V_{out} = V_{SS} + g_m V_{SS} \left( R_{LL+R_4} \right) \]
3. \[ V_{out} = \frac{1}{2} m \left( R_{LL+R_4} \right) \]

\[ A_v = \left( \frac{V_o}{V_{in}} \right) \left( \frac{V_{SS}}{V_3} \right) \left( \frac{V_{out}}{V_{SS}} \right) \]
\[ = \left( \frac{R_{1+R_2}}{R_2 + R_{1+R_2}} \right) \left( \frac{1}{1 + g_m R_{LL+R_4}} \right) \left( g_m \left( R_{LL+R_4} \right) \right) \]
\[ = \left( \frac{17.14}{50 + 17.14} \right) \left( \frac{1}{1 + 0.002451 \left( 333 \text{k} \right)} \right) \]
\[ A_v = 0.255 \text{ V/V} \]