ECE 3040 Microelectronic Circuits

Exam 3

July 23, 2002

Dr. W. Alan Doolittle

Print your name clearly and largely: Solutions

Instructions:
Read all the problems carefully and thoroughly before you begin working. You are allowed to use 1 new sheet of notes (1 page front and back), your note sheet from the previous exams as well as a calculator. There are 120 total points in this exam (100 points plus 20 bonus points). The exam will be graded on a 100-point basis. Observe the point value of each problem and allocate your time accordingly. **SHOW ALL WORK AND CIRCLE YOUR FINAL ANSWER WITH THE PROPER UNITS INDICATED.** Write legibly. If I cannot read it, it will be considered a wrong answer. Do all work on the paper provided. Turn in all scratch paper, even if it did not lead to an answer. Report any and all ethics violations to the instructor. Good luck!

Sign your name on **ONE** of the two following cases:

I DID NOT observe any ethical violations during this exam:

I observed an ethical violation during this exam:
**First 20% Multiple Choice and True/False (Select the most correct answer)**

1.) (4-points) If the MOS capacitor shown in the diagram to the right were used in a MOSFET transistor, which of the following COULD result (more than one answer possible):
   a.) NMOS transistor biased into Cutoff mode
   b.) PMOS transistor biased into Cutoff mode
   c.) NMOS transistor biased into linear/triode mode
   d.) PMOS transistor biased into linear/triode mode
   e.) NMOS transistor biased into Saturation mode
   f.) PMOS transistor biased into Saturation mode

2.) (4-points) If the MOS capacitor shown in the diagram to the right were used in a MOSFET transistor, which of the following COULD result (more than one answer possible):
   a.) NMOS transistor biased into Cutoff mode
   b.) PMOS transistor biased into Cutoff mode
   c.) NMOS transistor biased into linear/triode mode
   d.) PMOS transistor biased into linear/triode mode
   e.) NMOS transistor biased into Saturation mode
   f.) PMOS transistor biased into Saturation mode

3.) (4-points) If the MOS capacitor shown in the diagram to the right were used in a MOSFET transistor, which of the following COULD result (more than one answer possible):
   a.) NMOS transistor biased into Cutoff mode
   b.) PMOS transistor biased into Cutoff mode
   c.) NMOS transistor biased into linear/triode mode
   d.) PMOS transistor biased into linear/triode mode
   e.) NMOS transistor biased into Saturation mode
   f.) PMOS transistor biased into Saturation mode

4.) (4-points) If the MOS capacitor shown in the diagram to the right were used in a MOSFET transistor, which of the following COULD result (more than one answer possible):
   a.) NMOS transistor biased into Cutoff mode
   b.) PMOS transistor biased into Cutoff mode
   c.) NMOS transistor biased into linear/triode mode
   d.) PMOS transistor biased into linear/triode mode
   e.) NMOS transistor biased into Saturation mode
   f.) PMOS transistor biased into Saturation mode

5.) (4-points) For a MOSFET biased into saturation...
   a.) The channel acts like a resistor connecting source to drain
   b.) The channel does not exist due to this region being fully depleted
   c.) The channel acts like a resistor connecting source to drain but has a depleted region at the drain end.
   d.) The channel needs to be changed because there is never anything good on TV anyway.
   e.) None of the above
6.) (20-points) In the two amplifier circuits below, the only difference in the top amplifier versus the bottom amplifier is the positions of the resistors/capacitors, which are reversed (swapped). Determine the voltage gains $V_{\text{out1}}/V_{\text{in}}$ and $V_{\text{out2}}/V_{\text{in}}$. You may assume that the Op-Amps are ideal.

Bonus Points (each must be completely correct or no points awarded):
(10 points) Plot the shape of the transfer function from 0.1 Hz to 10KHz.
(5 points) What mathematical function does the top circuit implement?
(5 points) What mathematical function does the bottom circuit implement?
(5 points) The bottom circuit has a problem if implemented with real devices. Identify this problem and propose a solution.

\[
\frac{V_{\text{out1}}}{V_{\text{in}}} = -\frac{R_1}{C_1 s}
\]

\[
\frac{V_{\text{out1}}}{V_{\text{in}}} = -R_1 C_1 s
\]

\[
\frac{V_{\text{out2}}}{V_{\text{in}}} = -\frac{1}{C_2 s}
\]

\[
\frac{V_{\text{out2}}}{V_{\text{in}}} = -\frac{1}{R_2 C_2 s}
\]

\[
20 \log \left| \left( \frac{V_{\text{out1}}}{V_{\text{in}}} \right) \right|
\]

\[
V_{\text{out1}}/V_{\text{in}} \Rightarrow \text{pole @ DC}
\]

\[
V_{\text{out2}}/V_{\text{in}} \Rightarrow \text{zero @ DC}
\]

\[
\log(f)
\]
Extra work can be done here, but clearly indicate with problem you are solving.

5 pt. Bonus:

\[
\frac{v_{out+1}}{v_{in}} = (-R_1C_1)s
\]

\[
\Rightarrow v_{out} = (-R_1C_1) \left[ s v_{in} \right]
\]

From your signals classes, this implements a derivative function.

5 pt Bonus:

\[
\frac{v_{out+2}}{v_{in}} = -\frac{1}{R_2C_2s}
\]

\[
v_{out+2} = \left( \frac{-1}{R_2C_2} \right) \left[ \frac{1}{s} v_{in} \right]
\]

From your signals classes, this implements an integrator.

5 pt Bonus

This circuit has no DC feedback. Thus, the transistors that make up the op amp input will have finite leakage currents which will tend to make the DC output drift with time. A solution would be:

- Periodically close switch to discharge capacitor. This "resets" integrator.
- Large resistor for DC feedback.
7.) (60-points) Given the following circuit and material parameters, 
(a) Determine the threshold voltage, $V_T$, flatband potential, $\phi_F$, oxide capacitance per cm$^2$, $C_{ox}$, and transistor transconductance parameter, $K_n$. 
(b) Identify the configuration of all stages in the amplifier. 
(c) What is the AC voltage gain, $V_{out}/V_{in}$? You may assume all capacitors have infinite capacitance and are thus, AC shorts. Additionally consider the circuit to be operated at low frequencies where you can neglect all small signal capacitances. Grading will be based as such: 20 points for plug and chug calculations, 4 points for configuration identification, 18 points for DC solution and 18 points for small signal analysis.

**Diagram:**

```
<table>
<thead>
<tr>
<th>R1</th>
<th>725K</th>
</tr>
</thead>
<tbody>
<tr>
<td>R3</td>
<td>10K</td>
</tr>
<tr>
<td>Idc</td>
<td>0.4mA</td>
</tr>
<tr>
<td>M1</td>
<td></td>
</tr>
<tr>
<td>M2</td>
<td></td>
</tr>
<tr>
<td>R4</td>
<td>5k</td>
</tr>
<tr>
<td>Vout</td>
<td></td>
</tr>
</tbody>
</table>
```

Gate Length, $L=1\ \mu$m  
Gate Width, $W=Z=10\ \mu$m  
Effective mobility, $\mu_{fe}=100 {cm}^2/V{Sec}$  
Oxide Thickness, $t_{ox}=t_{ox}=13.8\ \text{nm}$  
Channel Length Modulation parameter, $\lambda=0.1\ \text{V}^{-1}$  
Substrate Doping, $N_A=1.68{e}16\ \text{cm}^{-3}$  
Oxide relative Dielectric Constant, $\varepsilon_{r,oxide}=K_O=3.9$  
Substrate relative Dielectric Constant, $\varepsilon_{r,semiconductor}=K_S=11.7$  
Substrate intrinsic concentration, $n_i=0.0{e}10\ \text{cm}^{-3}$  
Dielectric Constant of free space, $\varepsilon_0=8.854{e}14\ \text{F/cm}$

Plug and Chug Answers (As these answers are required to continue on with the problem, you may purchase these answers for 5 points each. Exam proctors should clearly mark values as "PURCHASED"):  

\[ V_T = 2\phi_F + \frac{K_S}{C_{ox}} \sqrt{\frac{2\phi F}{N_A \varepsilon_0}} \]  
\[ = 2(0.371) + \frac{11.7(8.854{e}14)}{2.5e-7} \left( \frac{2(1.6e-19)}{11.7(8.854{e}14)} \right) \]  
\[ = 1.68{e}16 \frac{(2)(0.371)}{1} = 1\ \text{V} \]  

\[ \phi_F = 0.371\ \text{V} \]  
\[ C_{ox} = 2.5e-7\ \text{F/cm}^2 \]  
\[ K_n = 250\ \mu{A}/\text{V}^2 \]
Extra work can be done here, but clearly indicate with problem you are solving.

**DC for M1**:

\[ V_{th} = 10V \frac{275}{275 + 725} = 2.75V \]
\[ R_{th} = \frac{275}{725} = 199.4K \]

Since the source is grounded, \( V_{DS1} = V_{TH} = 2.75V \)

\[ V_{DS1} = 10V - I_{DS1}(R_3) \]

Assume Saturation:

\[ I_{DS1} = \frac{k}{2} (V_{DS1} - V_{TN})^2 (1 + \lambda V_{DS1}) \]

\[ I_{DS1} = \left( \frac{125mA}{V^2} \right) \left( 2.75 - 1 \right)^2 \left( 1 + 0.1 \left[ 10V - I_{DS1}, 10k \right] \right) \]

\[ I_{DS1} = \left[ 0.0003828 \right] \left[ 2 - I_{DS1}, 1k \right] \]

\[ I_{DS1} = 0.0007656 - I_{DS} (0.3828) \]

\[ I_{DS1} = \left( \frac{0.0007656}{1 + 0.3828} \right) = \frac{554mA}{10K} = I_{DS1} \]

\[ V_{DS1} = 10V - (554mA) 10k \]
\[ V_{DS1} = 4.46V \]

\[ V_{DS} = 2.75V \]
\[ V_T = \frac{V_{DS} - V_T}{V_{DS}} < V_{DS} \Rightarrow \text{Saturation} \]
Extra work can be done here, but clearly indicate with the problem you are solving.

**DC M2**: Since the DC current source insures a constant current, M2 should be in saturation.

\[ V_5 = 0.4 \text{mA}(5 \text{k}) = 2 \text{V} \]

\[ V_{6S_2} = 4.46 \text{V} - 2 \text{V} \]

\[ V_{6S_2} = 2.46 \text{V} \]

\[ I_{D2} = \frac{k_n}{2} \left( V_{6S_2} - V_{Tn} \right)^2 (1 + 0.1 \cdot V_{0S_2}) \]

\[ 0.4 \text{mA} = \left( \frac{125 \mu \text{A}}{V^2} \right) \left( 2.46 - 1 \right)^2 \left( 1 + 0.1 \cdot V_{0S_2} \right) \]

\[ V_{0S_2} = 5.01 \text{V} \]

\[ V_{6S_2} - V_T < V_{0S_2} \]

\[ 1.46 < 5.01 \text{V} \Rightarrow \text{saturation confirmed} \]

\[ g_{m1} = \frac{I_{DS1}}{V_{6S1} - V_T} = 633 \text{ mA/V} \]

\[ g_{m2} = \frac{I_{DS2}}{V_{6S2} - V_T} = 548 \text{ mA/V} \]

\[ R_{o1} = \frac{1}{\lambda k_n \left( V_{6S1} - V_T \right)^2} = 26.1 \text{ k}\Omega \]

\[ R_{o2} = 37.53 \text{ k}\Omega \]
Extra work can be done here, but clearly indicate with problem you are solving.

Step 1: \( V_{in} = V_{gs1} \)

2. \(-g_{m1} V_{gs1} (r_{01} || R_3) = \left[ g_{m2} V_{gs2} (R_4 || R_{o2}) + V_{gs2} \right] \)

3. \( V_{out} = g_{m2} V_{gs2} (R_4 || R_{o2}) \)

\[
\frac{V_{out}}{V_{in}} = \left( \frac{V_{out}}{V_{gs2}} \right) \left( \frac{V_{gs2}}{V_{gs1}} \right) \left( \frac{V_{gs1}}{V_{in}} \right)
\]

\[
= g_{m2} (R_4 || R_{o2}) \left[ \frac{-g_{m1} (r_{01} || R_3)}{1 + g_{m2} (R_4 || R_{o2})} \right] \quad (1)
\]

\[
= -g_{m1} (R_3 || R_{o1}) \left[ \frac{g_{m2} (R_4 || R_{o2})}{1 + g_{m2} (R_4 || R_{o2})} \right]
\]

\[
\text{CS gain} \quad \text{LO gain}
\]

\[
= -(0.000633)(7.30) \left[ \frac{0.000548(4412)}{1 + 0.000548(4412)} \right]
\]

\[
= -(4.1577) \quad (0.707)
\]

\[
\frac{V_{out}}{V_{in}} = -3.24 \text{ V/V}
\]