ECE 3040B Microelectronic Circuits

Exam 3

July 24, 2001

Dr. W. Alan Doolittle

Print your name clearly and largely:

Solution

Instructions:

Read all the problems carefully and thoroughly before you begin working. You are allowed to use 1 new sheet of notes (1 page front and back), your note sheets from the previous exams as well as a calculator. There are 100 total points in this exam. Observe the point value of each problem and allocate your time accordingly. SHOW ALL WORK AND CIRCLE YOUR FINAL ANSWER WITH THE PROPER UNITS INDICATED. Write legibly. If I cannot read it, it will be considered a wrong answer. Do all work on the paper provided. Turn in all scratch paper, even if it did not lead to an answer. Report any and all ethics violations to the instructor. Good luck!


Sign your name on **ONE** of the two following cases:


I DID NOT observe any ethical violations during this exam:

I observed an ethical violation during this exam:

First 25% Multiple Choice and True/False (Select the most correct answer)

- 1.) (2-points) A MOS Transistor can be:
 - a.) An enhancement mode NMOS device
 - b.) A depletion mode PMOS device
 - c.) An enhancement mode PMOS device
 - d.) A depletion mode NMOS device
 - (e.) All of the above
- 2.) (2-points) Depletion mode MOS transistors have large DC gate currents but enhancement mode MOS transistors have no DC gate current.
 - a.) True
 - b. False
 - c.) I am totally confused on this question
- 3.) (3-points) True False A "real world" (Non-ideal) Op-Amp has infinite open loop gain.
- 4.) (3-points) The following condition defines the triode or linear region of operation of a NMOS Enhancement mode transistor.
 - a.) $V_{GS} < V_T$ and $V_{DS} < V_{GS} V_T$
 - (b.) $V_{GS} > V_T$ and $V_{DS} < V_{GS} V_T$
 - c.) $V_{GS}>V_T$ and $V_{DS}>V_{GS}$ V_T
 - d.) All of the above
 - e.) I would much preferred you not asking this question.
- 5.) (3-points / 1 point each) For the following amplifier:
- a.) Is this a: (Voltage,) Current, Transconductance, or Transresistance Amplifier
- b.) Should this amplifier have an High or Low input impedance for maximum voltage gain?
- c.) Should this amplifier have an High of Low output impedance for maximum voltage gain?







Second 25% Short Answer:

7.) (25-points) Draw and label the energy band diagram of a PMOS Enhancement mode Capacitor in equilibrium, depletion and deep inversion (3 drawings) labeling the fermi, intrinsic, conduction and valence energies.


The intrinsic energy is the dashed line. Equilibrium



Depletion (see above labels)



Deep Inversion (see above labels): Note the inverted layer is now p-type, thus the PMOS designation.




Third 25% Problems (3rd 25%)

8.) (a. 15-points) Plot the voltage gain transfer function (Voltage gain in dB vs. Log(frequency)), v_{out}/v_{in} of the following circuit from 1Hz to 10MegHz showing the break frequencies and low and high frequency gains in dB.


(b. 10-points) Determine the input resistance and output resistance of the following circuit.

Hints for both parts: Treat the parallel resistor/capacitor combination as one impedance. If you do so, you can write the gain expression directly from the configurations we derived in class. Once you do this, you can simplify the transfer function into the standard form, from which the poles and zeros can be extracted. You may assume that the Op-Amps are ideal.




In put Impedance to the virtual ground at the Due terminal, vx (2) Virtual Ground $|Rin = \frac{v_{\lambda}}{\lambda_{x}} = |R_{1}| \left| \frac{1}{c_{1}s} \right|$ Output Impedance. $Rout = 0 ||R_2||_{C_2}$ Rout = 0

Extra work can be done here, but clearly indicate with problem you are solving.



Pulling all the concepts together for a useful purpose: (4th 25%)

9.) (25-points) Given the following circuit, what is the AC voltage gain, V_{out}/V_{in} ? You may assume all capacitors have infinite capacitance and are thus, AC shorts. Additionally consider the circuit to be operated at low frequencies where you can neglect all small signal capacitances. Grading will be based as such: 10 points for DC solution, 15 points for small signal conversion/small signal analysis. Work out the answer. Do not just approximate the solution!



(Loop 2) V65 = V+h - IDS Rs

Extra work can be done here, but clearly indicate with problem you are solving. $(\text{Loop I}) \quad 5V - V_{OS} - I_{OS} R_S = 0$

* VDS = 5V - IOSRS

 $I_{05} = \frac{0.025}{2} ((2.308-1) - 500 I_{05})^{2}$

$$= 0.0125 \left((1.308)^{2} - 1308 I_{05} + 250,000 I_{p5}^{2} \right)$$

$$= \frac{0.01635}{0.02138} - 16.35 I_{05} + 3125 I_{05}^{2}$$

$$3125 I_{05}^{2} - 17.35 I_{05} + \frac{0.02138}{0.02138} = 0$$

$$I_{05} = 17.35 \pm \sqrt{(17.35)^{2} - 4(3125)(\frac{0.02138}{0.00138})}$$

$$I_{05} = \frac{135 \pm \sqrt{(17.35)^{2} - 4(3125)(\frac{0.02138}{0.00138})}}{2(3125)}$$

$$I_{05} = \frac{1363}{1.05} \times \sqrt{(17.35)^{2} - 4(3125)(\frac{0.02138}{0.00138})}}$$

$$I_{05} = \frac{1383}{1.05} \times \sqrt{(17.35)^{2} - 4(3125)(\frac{0.02138}{0.00138}}$$

$$I_{05} = \frac{1383}{1.05} \times \sqrt{($$

Extra work can be done here, but clearly indicate with problem you are solving.


$$g_{m} = \frac{I_{05}}{V_{65} - V_{TN}} = \frac{1.85mA}{1.383 - 1} = 0.00966 S$$

$$\int_{0}^{\infty} \frac{1}{1} = \frac{1.85e^{-3}}{\frac{1}{0} + 4.076} = 0$$

$$\frac{v_{out}}{v_{in}} = \frac{gm(R_s||R_{load})}{1 + gm(R_s||R_{load})}$$

$$\frac{v_{out}}{v_{in}} = 0.707 \text{ V/V}$$

Bonus: (10-points "All or Nothing") Draw the cross-sectional view (view from the side) of a PMOS transistor biased in saturation mode. Label the source, gate, drain, channel, substrate and indicate the doping type of the source, drain and substrate. Also, indicate the relationship between V_{SG} and V_{SD} for which saturation is maintained.



$$V_{SD} > V_{SG} + V_{TP} (>0)$$