

ECE 3040B Microelectronic Circuits

Exam 3


April 12, 2001


Dr. W. Alan Doolittle

Solutions

Print your name clearly and largely:

| | | | | | | | | | | | | | |
|-------------------------|----------|-------------------------|------|------|------|------|----|------|------|------|------|------|------|
| Test Average | 53.52174 | | | | | | | | | | | | |
| Test Standard Deviation | 16.32413 | | | | | | | | | | | | |
| | | Broken down by question | | | | | | | | | | | |
| Question | | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| % Score per Question | | 100 | 71.7 | 73.9 | 56.5 | 68.1 | 71 | 60.9 | 72.6 | 65.1 | 38.7 | 46.7 | 28.5 |
| 1st 25% | 62.81159 | | | | | | | | | | | | |
| 2nd 25% | 65.94203 | | | | | | | | | | | | |
| 3rd 25% | 68.84058 | | | | | | | | | | | | |
| 4th 25% | 28.52174 | | | | | | | | | | | | |





First 25% Multiple Choice and True/False (Select the most correct answer)

- 1.) (5-points) A MOS Capacitor consists of three regions:
 - a.) Metal, semiconductor and metal regions
 - b.) Metal, semiconductor and plastic
 - c.) Metal, Oxide, and Semiconductor**
 - d.) Wood, cement and gravel.


- 2.) (5-points) MOSFETs always need a non-zero Gate to Source Voltage to conduct a Drain-Source current (remember to consider PMOS and NMOS enhancement and depletion devices).
 - a.) True
 - b.) False**
 - c.) I am totally confused on this question

- 3.) (3-points) True / **False** Feedback always has to be negative otherwise the circuit will not work (think about this one carefully).


- 4.) (3-points) True / **False** The body terminal of a MOSFET should always be connected to ground, regardless of whether the device is PMOS or NMOS.

For each of the following amplifiers, identify the configuration (voltage, current, transconductance, transresistance), and whether you want to have a high or low input and output resistance. Circle your answer.

- 5.) (3-points)
 - a.) Voltage, **Current**, Transconductance, or Transresistance
 - b.) Input Impedance should be High, **Low**
 - c.) Output Impedance should be **High**, Low




- 6.) (3-points)
 - d.) **Voltage** Current, Transconductance, or Transresistance
 - e.) Input Impedance should be **High**, Low
 - f.) Output Impedance should be High, **Low**



7.) (3-points)


- g.) Voltage, Current, Transconductance or Transresistance
- h.) Input Impedance should be High/Low
- i.) Output Impedance should be High/Low




Second 25% Short Answer:

8.) (10-points) Draw the cross-sectional view (view from the side) of a NMOS transistor biased in linear and in saturation modes (two separate drawings). Label the source, gate, drain, channel, substrate and indicate the doping type of the source, drain and substrate.

Linear:




Saturation:




9.) (15-points) Draw and label the energy band diagram of a NMOS Enhancement mode Capacitor in equilibrium, depletion and deep inversion (3 drawings) labeling the fermi, intrinsic, conduction and valence energies.

All regions are shown below (including accumulation, which was not asked for). In each picture, the left most material is the metal, then the oxide, with the rightmost material being the semiconductor.



Third 25% Problems (3rd 25%)

10.) (10-points) Determine the voltage gain, input resistance and output resistance of the following circuit. You may assume that the Op-Amps are ideal.



$$V_a = V_{in} \frac{R_1}{R_1 + R_1} = 0.5V_{in}$$

$$V_b = \left(1 + \frac{R_1}{R_1}\right)V_a = 2V_a$$

$$V_c = V_{in}$$

$$V_{out} = -\frac{R_1}{R_1}V_b - \frac{R_1}{R_1}V_c$$

$$V_{out} = -2V_a - V_{in}$$

$$V_{out} = -V_{in} - V_{in}$$

$$\frac{V_{out}}{V_{in}} = -2 \text{ V/V}$$

$$R_{in} = 2R_1$$

$$R_{out} = 0 \quad [V_{in} = 0 \Rightarrow V_b = V_c = 0]$$

11.) (15-points total in two parts) (a) (12-points) As an integrated circuit designer, you are asked to determine the width (W in Jaeger, Z in Pierret) of a MOSFET gate required to achieve a small signal transconductance of 0.01 A/V when used in a circuit that will have a Source-to-Gate voltage, $V_{GS}=1.5V$, a Source-to-Drain voltage, $V_{DS}=5V$, and a Source-to-Body voltage, $V_{BS}=0.0V$. (b) (3-points) What is the drain-source current in this application? The fabrication process you are using has the following parameters:

Gate Length, $L=1 \mu m$

Effective mobility, $\bar{\mu}_n=200 \text{ cm}^2/\text{VSec}$

Oxide Thickness, $t_{ox} = x_{ox} = 200 \text{ nm}$

Channel Length Modulation parameter, $\lambda=0.1 \text{ V}^{-1}$

Substrate Doping, $N_A=1e15 \text{ cm}^{-3}$

Oxide relative Dielectric Constant, $\epsilon_{r-oxide}=K_O=3.9$

Substrate relative Dielectric Constant, $\epsilon_{r-semiconductor}=K_S=11.7$

Substrate intrinsic concentration, $n_i=1e10 \text{ cm}^{-3}$

Dielectric Constant of free space, $\epsilon_0=8.854e-14 \text{ F/cm}$

$$0.01 = g_m = k_n (V_{GS} - V_{TN}) (1 + \lambda V_{DS})$$

$$* g_m = \frac{I_{DS}}{\frac{(V_{GS} - V_{TN})}{2}} = 0.01$$

$$k_n = \frac{Z}{L} \bar{\mu}_n C_{ox} \quad C_{ox} = \frac{\epsilon_{ox}}{x_{ox}} = 1.726e-8 \text{ F/cm}$$

We need V_{TN} : since $V_{BS}=0$ and NMOS (N_A not N_{DS} given)

$$V_{TN} = 2\phi_F + \frac{K_S \epsilon_0}{C_{ox}} \sqrt{\frac{2q N_A}{\epsilon_s} (2\phi_F)}$$

$$\phi_F = \frac{kT}{q} \ln\left(\frac{N_A}{n_i}\right)$$

$$= 0.0259 \ln\left(\frac{1e15}{1e10}\right) = 0.298 \text{ V}$$

$$\Rightarrow V_{TN} = 2(0.298) + \frac{(11.7)8.854e-14}{1.726e-8} \sqrt{\frac{2(1.6e-19)1e15}{(11.7)8.854e-14} (2)(0.298)}$$

$$= 0.596 + 0.814$$

$$V_{TN} = 1.41 \text{ V}$$


$$\Rightarrow 0.01 = \left[\frac{Z}{(1e-4)} (200) 1.726e-8 \right] (1.5 - 1.41) (1 + 0.1(5))$$

\Rightarrow a) $Z = 2.15 \text{ cm}$ It takes a huge device to meet this design requirement


b) from * $I_{DS} = 448 \mu A$

Pulling all the concepts together for a useful purpose: (4th 25%)

- 12.) (25-points) Given the following circuit, (a) Identify the configuration of all stages in the amplifier. (b) What is the AC voltage gain, V_{out}/V_{in} ? You may assume all capacitors have infinite capacitance and are thus, AC shorts. Additionally consider the circuit to be operated at low frequencies where you can neglect all small signal capacitances. Grading will be based as such: 4 points for configuration identification, 8 points for DC solution, 4 points for small signal conversion, and 9 points for small signal analysis.



DC: M1: Taking a Thevenin in the gate circuit.



$$V_{th} = \frac{300\text{k}}{700\text{k} + 300\text{k}} 10\text{V} = 3\text{V}$$

$$R_{th} = 300\text{k} \parallel 700\text{k} = 210\text{k}$$

Note: $V_{th} = V_{GS1}$: $V_{DS1} = 10\text{V} - I_{DS1}(10\text{k})$

Now Assume Saturation:

$$I_{DS1} = \frac{\mu_n}{2} (V_{GS1} - V_{TN})^2 (1 + \lambda V_{DS1})$$

$$I_{DS1} = 125(\mu\text{A}/\text{V}^2) (3 - 1)^2 (1 + 0.1 [10\text{V} - I_{DS1}(10\text{k})])$$

$$I_{DS1} = 500 \times 10^{-6} (1 + 1 - I_{DS1}(1\text{k}))$$

$$I_{DS1}(1 + 0.5) = 1\text{mA}$$

$$I_{DS1} = 666 \mu\text{A}$$


Extra work can be done here, but clearly indicate with problem you are solving.

$$V_{DS1} = 10 - 666 \mu A (10k)$$

$$= 3.33 V \quad \checkmark \quad V_{GS} - V_T = 3 - 1 = 2 \quad \checkmark$$

Assumption of Saturation is valid.

DC M2: Since the DC current source ensures a constant current, M2 must be in saturation.



$$g_{m1} = \frac{I_{DS1}}{\frac{V_{GS1} - V_T}{2}} = \frac{666 \mu A}{\frac{3 - 1}{2}} = 666 \mu A / V = 6.66 \times 10^{-4}$$


$$g_{m2} = \frac{I_{DS2}}{\frac{V_{GS2} - V_T}{2}} = \frac{2 \text{ mA}}{\frac{1.33 - 1}{2}} = 0.012 \text{ A/V}$$

$$r_{o1} = \frac{1}{\frac{\lambda K_n}{2} (V_{GS1} - V_T)^2} = \frac{1}{\frac{0.1 (250 \times 10^{-6})}{2} (3 - 1)^2} = 20 \text{ k}\Omega$$

$$r_{o2} = 720,000 \Omega$$

Extra work can be done here, but clearly indicate with problem you are solving.

AC solution:



Step 1:

$$v_{in} = v_{gs1}$$

$$v_{gs2} + g_{m2} v_{gs2} (R_L || r_{o2}) = -g_{m1} v_{gs1} (r_{o1} || R_3)$$

$$v_{out} = g_{m2} v_{gs2} (R_L || r_{o2})$$

$$\frac{v_{out}}{v_{in}} = \frac{v_{out}}{v_{gs2}} \frac{v_{gs2}}{v_{gs1}} \frac{v_{gs1}}{v_{in}}$$

$$= (g_{m2} (R_L || r_{o2})) \left[\frac{-g_{m1} v_{gs1} (r_{o1} || R_3)}{1 + g_{m2} (R_L || r_{o2})} \right] \quad (1)$$

$$\frac{v_{out}}{v_{in}} = \underbrace{-g_{m1} (R_3 || r_{o1})}_{\text{standard CS gain}}$$

$$\frac{g_{m2} (R_L || r_{o2})}{1 + g_{m2} (R_L || r_{o2})}$$

standard CD gain

You could have written this down in step 1! Plugging in numbers,

$$\frac{v_{out}}{v_{in}} = -4.1 \text{ V/V}$$