



ECE 4813

Semiconductor Device and Material Characterization

Dr. Alan Doolittle

**School of Electrical and Computer Engineering
Georgia Institute of Technology**

As with all of these lecture slides, I am indebted to Dr. Dieter Schroder from Arizona State University for his generous contributions and freely given resources. Most of (>80%) the figures/slides in this lecture came from Dieter. Some of these figures are copyrighted and can be found within the class text, *Semiconductor Device and Materials Characterization*. **Every serious microelectronics student should have a copy of this book!**



Doping Profiling

Secondary Ion Mass Spectrometry




Spreading Resistance

Capacitance – Voltage

Threshold Voltage


Secondary Ion Mass Spectrometry

- SIMS is the most common doping profiling technique
- Incident ions knock out atoms and ions from the substrate
- The mass of these ions is analyzed



Secondary Ion Mass Spectrometry


- The use of Cs or O results in a modification of the surface work function (low work function for Cs and high for O) producing either + or – ions.




- Charging of the sample can effect both the sputter yield (changes the acceleration energy) and the focus into the mass analyzer
 - ◆ Can be offset by an electron flood gun for –ions and a +H source (rarely used) for +ions

Secondary Ion Mass Spectrometry

- Mass Spectra can be obtained
- Depth Profiling can be obtained
- Time of Flight Versions Dominate technology now




SIMS conducted by Evans Analytical Group





Secondary Ion Mass Spectrometry



- Mass Spectra can be obtained





Secondary Ion Mass Spectrometry



- While rarely used in simple SIMS analysis, energy spectrums for sputtered ions can tell you a great deal about the sample including in-situ resistivity analysis
- Care must be taken since SIMS often measures charge to mass ratio. Time of Flight SIMS analyzers correct this problem.



Spreading Resistance

- ◆ The wafer is bevelled extending the layer thickness
- ◆ Compare R to calibrated standards; R_{sp} dominates

$$R = V/I = 2R_p + 2R_c + 2R_{sp} \approx 2R_{sp}$$



Spreading Resistance

- The spreading resistance of ideal metal-semiconductor contacts can be calculated

- ◆ For flat-bottom probe of diameter d

$$R_{sp} = \frac{\rho}{2d}$$



- ◆ For hemispherical probe of radius r

$$R_{sp} = \frac{\rho}{2\pi r}$$

- ◆ For a “real” probe

$$R_{sp} = k \frac{\rho}{2\pi r}$$

k must be experimentally determined




For $\rho = 1 \text{ } \Omega\text{-cm}$,
 $r = 1 \text{ } \mu\text{m}$,
 $R_{sp} = 1000\text{-}2000 \text{ } \Omega$



Spreading Resistance


- Spreading resistance is measured and converted to resistivity and N_A or N_D profiles





Capacitance-Voltage

- Capacitance-voltage measurements used for
 - ◆ Doping profiling
 - ◆ Flatband voltage, oxide charge etc. in MOS devices
 - ◆ Capacitance is a measured charge responding to a time varying voltage



$$v_o = \frac{R_L}{R_L + 1/(G + j\omega C)} v_i$$

$$\approx (G + j\omega C)R_L v_i \text{ for small } R_L$$

In phase:

$$v_o \approx GR_L v_i \sim G$$

Out of phase:



$$v_o \approx \omega CR_L v_i \sim C$$

Actual capacitance meters use ac current amps with phase-sensitive detectors to measure “in phase” and “out of phase” components.



Capacitance-Voltage

- Need a device with a *space-charge region*
 - ◆ Schottky diode, pn junction, MOS-C, MOSFET
- The dc bias, V , determines W
- The ac bias, v_i , measures the capacitance



$$Q_s = qN_A W$$


$$W \sim \sqrt{V_{bi} - V}$$

$$\therefore Q_s \sim \sqrt{V_{bi} - V}$$

$$C = \frac{dQ_m}{dV} = -\frac{dQ_s}{dV}$$



Capacitance - Voltage



$$Q_s = qA \int_0^W (p - n + N_D^+ - N_A^-) dx \approx -qA \int_0^W N_A dx$$

Depletion region approximation for a p-type substrate

$$C = qA \frac{d}{dV} \int_0^W N_A dx = qA N_A(W) \frac{dW}{dV} \text{ (neglecting } dN_A/dV)$$

$$C = \frac{K_s \epsilon_0 A}{W}; \quad W = \frac{K_s \epsilon_0 A}{C}; \quad \frac{dW}{dV} = -\frac{K_s \epsilon_0 A}{C^2} \frac{dC}{dV}$$

$$N_A(W) = -\frac{C^3}{qK_s \epsilon_0 A^2} \frac{dC}{dV} = \frac{2}{qK_s \epsilon_0 A^2} \frac{d(1/C^2)}{dV};$$

$$W = \frac{K_s \epsilon_0 A}{C}$$

Y-axis

X-axis



Capacitance - Voltage

- What to use?

$$N_A(W) = -\frac{C^3}{qK_s\epsilon_o A^2 dC/dV}$$



- Or

$$N_A(W) = \frac{2}{qK_s\epsilon_o A^2 d(1/C^2)/dV}$$

- For both

$$W = \frac{K_s\epsilon_o A}{C}$$



The $1/C^2 - V$ curve has less curvature!








Capacitance - Voltage

- **C - V** curves are always nonlinear
- **1/C² - V** curves clearly show carrier or doping density non-uniformities





Capacitance - Voltage

- C - V curves can determine channel depths in compound semiconductors



MOS Capacitance - Voltage

- Oxides (insulators) in series with the junctions create an additional fixed capacitor.




$$x_n = \sqrt{\frac{2K_s \epsilon_o}{q} \frac{N_A}{N_D(N_A + N_D)} (V_{bi} - V_A)} \quad \text{and} \quad x_p = \sqrt{\frac{2K_s \epsilon_o}{q} \frac{N_D}{N_A(N_A + N_D)} (V_{bi} - V_A)}$$

$$W = x_p + x_n = \sqrt{\frac{2K_s \epsilon_o (N_A + N_D)}{q N_A N_D} (V_{bi} - V_A)}$$

$$W \sim \sqrt{V_{bi} - V}$$



MOS Capacitance






MOS Capacitance

- Oxides (insulators) in series with the junctions create an additional fixed capacitor.
- Capacitance approaches the C_{ox} in accumulation.
- More MOS in chapter 8...

$$W = K_s \epsilon_o A \left(\frac{1}{C} + \frac{1}{C_{ox}} \right)$$


$$C = \frac{C_{ox} C_s}{C_{ox} + C_s}$$





Max-Min MOS Capacitance


- **Measure the maximum accumulation Capacitance (high frequency measurement) and the minimum capacitance in strong inversion**



$$W_{@inversion} = \sqrt{\frac{2K_S \epsilon_0 \phi_{Surface,inv}}{qN_A}}$$

$$N_A = \frac{4\phi_F}{qK_S \epsilon_0 A^2} \frac{C_{2\phi_F}^2}{\left(1 - \frac{C_{2\phi_F}}{C_{ox}}\right)^2} \approx \frac{4\phi_F}{qK_S \epsilon_0 A^2} \frac{C_{inversion}^2}{\left(1 - \frac{C_{inversion}}{C_{ox}}\right)^2}$$

- C_{if} = Low frequency capacitance where the measurement frequency is small enough such that the carriers can respond to the stimulus. Sweep rate of bias is also slow.
- C_{hf} = High frequency capacitance where the carriers cannot respond to the stimulus. Sweep rate of bias is also slow.
- C_{dd} = When the bias sweep rate is faster than generation rate such that inversion cannot take place. Typically also measured with a high frequency stimulus.



Built-In Voltage Determination from Capacitance-Voltage

- *The intercept of the C-V curve can determine the V_{BI}*
- In practice, care should be exercised as in practice the ohmic-contacts (particularly the “back contact”) can lead to errors in the determination of V_{BI}
- *Accounting for the majority carrier tail in the depletion region (introduces a kT/q factor – this effect is ignored in the depletion region approximation) The voltage intercept is,*


$$V_i = -V_{BI} + \frac{kT}{q}$$

- *For a p-n junction,*

$$V_{BI} = \frac{kT}{q} \ln\left(\frac{N_A N_D}{n_i^2}\right)$$



- *For a Schottky diode,*

$$V_i = -\phi_B + \frac{kT}{q} \ln\left(\frac{N_C}{N_D}\right) + \frac{kT}{q}$$



Contactless C - V

- Contact C-V measurements
 - ◆ pn junctions
 - ◆ Evaporated metal Schottky diodes
 - ◆ Mercury Schottky diodes
 - ◆ MOS capacitors
- Can also be implemented **contactless**
 - ◆ Compressed air escapes through porous disc; air cushion forms between electrode and semiconductor surface



$$C = \frac{C_{air} C_s}{C_{air} + C_s}; W = K_s \epsilon_o A \left(\frac{1}{C} - \frac{1}{C_{air}} \right)$$



$$N_A = - \frac{C^3}{q K_s \epsilon_o A^2 d C / dV} = \frac{2}{q K_s \epsilon_o A^2 d (1/C^2) / dV}$$

<http://www.semitest.com>



Contactless C-V

- Contact diameter ~ 1 mm
- Need calibrated standard wafer
- Can be used on product wafers
- Gives doping profiles
- Used mainly by wafer manufacturers





Contactless C - V

- Hg probe
- Liquid metal contacts
- Some “contact” occurs so some concern for contamination (in production) exists.
- Insulating substrates can be used (not shown)
 - ◆ Two series capacitors, one being substantially larger than the other





Photo from MDC Corporation



Photo from SSM Corporation

Electrochemical C - V

- Simultaneously performs CV analysis while electrochemically etching the semiconductor
- Holes needed for etching
 - ◆ P-type is easy
 - ◆ N-type needs light to generate holes
- Works best with direct bandgap semiconductors but is used with Si






What Is Measured ?

$$L_D = \sqrt{\frac{kTK_s\epsilon_o}{q^2(p+n)}}$$

Debye Length \equiv a measure of the distance over which a charge imbalance is neutralized by majority carriers (under steady state conditions). The Debye length sets the spatial limit (resolution) of an electrically measured profile.

- The previous equations indicate the doping profile is measured
- The entities that respond to the ac voltage are the majority carriers, not the dopant atoms
- Detailed modeling has shown that the *majority carrier* profile is measured





Debye, Thomas-Fermi or Other Limit?

- You will hear physicists often using the “Thomas-Fermi” length as a resolution limit instead of the Debye length – why?
- Both are a measure of the distance over which a charge imbalance is neutralized by majority carriers (under steady state conditions). The Debye length sets the spatial limit (resolution) of an electrically measured profile.
 - ◆ Debye Length valid for non-degenerate semiconductors at any temperature

$$L_D = \sqrt{\frac{kTK_s \epsilon_o}{q^2(p+n)}}$$

- ◆ Thomas-Fermi Screening Length is valid for degenerate semiconductors and metals and is strictly valid only at low temperatures (but is more generally applied at all temperatures)

$$L_{TF} = \left(\frac{\pi}{3(p+n)} \right)^{\frac{1}{6}} \sqrt{\frac{\pi K_s \epsilon_o \hbar^2}{q^2 m^*}}$$


- ◆ Quantum Confined Length: When an electron (hole) is confined by a potential well to form a 2D sheet with planar doping density N_{2D} , its spatial extent is described by a “wavefunction” that has limited width. In this special and common case, the resolution limit is described by:

$$L_{QCS} = 2 \sqrt{\frac{7}{5}} \left(\frac{4K_s \epsilon_o \hbar^2}{9q^2 m^* [N_{2D}]} \right)^{\frac{1}{3}}$$



What Is Measured ?

- C-V and V_T profiling methods determine the carrier density, not necessarily the doping density
- For uniformly doped material: $p = N_A$, $n = N_D$
- For non-uniformly doped material: $p \neq N_A$, $n \neq N_D$





W.C. Johnson and P.T. Panousis, "The Influence of Debye Length on the C-V Measurement Doping Profiles," *IEEE Trans. Electron Dev.* ED-18, 965-973, Oct. 1973.

- **Important Limitation:** When the contact area becomes comparable to the depletion width, a simple parallel plate capacitor model cannot be used. A 3D solution is needed.



Series Resistance




$$C_p = \frac{C_{actual}}{(1 + r_s G_{actual})^2 + (\omega r_s C_{actual})^2}; \quad C_s = C_{actual} \left[1 + \left(\frac{G_{actual}}{\omega C_{actual}} \right)^2 \right]$$

- C_p, C_s, G_p and R_s are all capacitance meter measured values.
- Series connection is preferred if series resistance is important!
- Never trust a Capacitance measurement with a quality factor ($Q = \omega C / G$) < 5.



“Deep” Concerns

- When an acceptor or defect energy is deep in the bandgap a concern as to whether the carriers can adequately respond to the ac stimulus is warranted.
- If for a p-type material with (for example) a deep acceptor at E_A eV above the valance band,



$$\tau_{emission} = \frac{e^{\left(\frac{E_A}{kT}\right)}}{\sigma_p v_{thermal} N_V} > \frac{1}{\omega_{measurement}}$$

$$\sigma_p \approx 10^{-15} \text{ cm}^2 \quad v_{thermal} \approx 10^5 \text{ cm/sec} \quad N_V \approx 10^{19} \text{ cm}^{-3}$$

- So for 0.16 eV deep acceptor (In in Si or Mg in GaN), $\tau_{emission} \sim 0.5 \mu\text{S}$ ($\sim 5 \times [1/\omega]$ for a 1MHz signal). $\tau_{emission}$ increases by a factor of ~ 10 when $E_A=0.22$ eV.
- In such cases, the capacitance does not accurately reflect p or N_A



Series Resistance


- If more than 2 parameters are needed, then more than one frequency will be required.

$$C_{actual} = \frac{\omega_2^2 C_{S2} - \omega_1^2 C_{S1}}{\omega_2^2 - \omega_1^2}$$

- There are limits to the 2-frequency technique and cautions should be exercised to insure measurements are valid. The reader is encouraged to examine Agilent application note 4294-3 : “Evaluation of MOS Capacitor Oxide C-V Characteristics Using the Agilent 4294A”, section 7.

- MAIN POINT: LEAKAGE CURRENT CAN LOWER APPARENT CAPACITANCE AND IS BIAS DEPENDENT – HUGE ERRORS!**


- Thin dielectrics
- Semiconductors with inverted surfaces





MOSFET Threshold Voltage

- Based on I-V not C-V so the technique scales better.
- The threshold voltage, V_T , dependence on substrate bias can be used to determine the doping profile under the gate



$$V_T = V_{FB} + 2\phi_F + \frac{\sqrt{2qK_s\epsilon_o N_A(2\phi_F + V_{SB})}}{C_{ox}}$$

$V_{SB} > 0$ for *n*-MOSFET

$$\frac{dV_T}{d\sqrt{2\phi_F + V_{SB}}} = \frac{\sqrt{2qK_s\epsilon_o N_A}}{C_{ox}} = m$$


$$N_A(W) = \frac{C_{ox}^2 m^2}{2qK_s\epsilon_o}$$

$$W = \sqrt{\frac{2K_s\epsilon_o(2\phi_F + V_{SB})}{qN_A}}$$




MOSFET Threshold Voltage

- Measure V_T as a function of back bias V_B
- Assume a value for $2\phi_F$, say 0.6 V; plot V_T vs. $(2\phi_F + V_B)^{1/2}$
- Find N_A from the slope,
- Use this N_A to then find a new $2\phi_F$ and replot V_T vs. $(2\phi_F + V_B)^{1/2}$ ←
- One or two iterations are sufficient
- Find density N_A and depth W and plot the profile




D. Feldbaumer and D.K. Schroder, "MOSFET Doping Profiling,"
IEEE Trans. Electron Dev. 38, 135-140, Jan. 1991.




Profiling Limits

- There are two limits
 - ◆ Close to surface
 - ◆ Junction breakdown




Schottky:



$$W = \sqrt{\frac{2K_s \epsilon_o V_{bi}}{qN_A}} \approx 5 - 6L_D$$

MOS-C:



$$L_D = \sqrt{\frac{kTK_s \epsilon_o}{q^2 N_A}} = \frac{410}{\sqrt{N_A}} \text{ cm}$$

for Si at T = 300 K



Review Questions

- What is *secondary ion mass spectrometry*?
- Name a disadvantage of *spreading resistance* profiling.
- How is the *capacitance* measured?
- Why is $1/C^2 - V$ preferred over $C - V$?
- What is important in contactless $C - V$?
- What is measured in most profiling techniques, *i.e.*, doping density or majority carrier density?
- What is the *Debye length*?
- What does series resistance do?
- How does the threshold voltage technique work?
- What determines the profiling limits?